

GE Fanuc Automation
Programmable Control Products

PACSystems™ RX7i

Memory Xchange Modules

User's Manual, GFK-2300B

June 2005



Warnings, Cautions, and Notes as Used in this Publication

Warning

Warning notices are used in this publication to emphasize that hazardous voltages, currents, temperatures, or other conditions that could cause personal injury exist in this equipment or may be associated with its use.

In situations where inattention could cause either personal injury or damage to equipment, a Warning notice is used.

Caution

Caution notices are used where equipment might be damaged if care is not taken.

Note

Notes merely call attention to information that is especially significant to understanding and operating the equipment.

This document is based on information available at the time of its publication. While efforts have been made to be accurate, the information contained herein does not purport to cover all details or variations in hardware or software, nor to provide for every possible contingency in connection with installation, operation, or maintenance. Features may be described herein which are not present in all hardware and software systems. GE Fanuc Automation assumes no obligation of notice to holders of this document with respect to changes subsequently made.

GE Fanuc Automation makes no representation or warranty, expressed, implied, or statutory with respect to, and assumes no responsibility for the accuracy, completeness, sufficiency, or usefulness of the information contained herein. No warranties of merchantability or fitness for purpose shall apply.

The following are trademarks of GE Fanuc Automation, Inc.

Alarm Master	Genius	ProLoop	Series Six
CIMPLICITY	Helpmate	PROMACRO	Series Three
CIMPLICITY 90-ADS	Logicmaster	PowerMotion	VersaMax
CIMSTAR	Modelmaster	PowerTRAC	VersaPoint
Field Control	Motion Mate	Series 90	VersaPro
GEnet	PACSystems	Series Five	VuMaster
	Proficy	Series One	Workmaster

Introduction	1-1
Features	1-2
Basic Memory Xchange Operation	1-4
Functional Compatibility	1-5
Related Publications	1-5
 Installation and Configuration.....	 2-1
User Features.....	2-2
Role Switch (RMX Only).....	2-3
Optical Transceiver.....	2-3
Node ID	2-3
Redundant Transfer Mode Operation.....	2-3
Network Memory Offset.....	2-4
Rogue Packet Detection and Removal	2-5
Physical Installation.....	2-6
Equipment Required to Perform the Installation Procedures	2-6
Installing the Memory Xchange Module in an RX7i Rack	2-6
Fiber Optic Cables and Connectors	2-7
Hardware Configuration	2-8
Configuring a Memory Xchange Module.....	2-8
Configuration Parameters	2-9
 Basic Operation.....	 3-1
Powerup and Initialization	3-1
BUS_ Functions	3-2
Multiple Writes to Network Memory	3-3
Data Transfer Time	3-4
Special Considerations for Stores of Configuration	3-5
 Advanced Operation	 4-1
VME Bus Interrupts	4-2
Interrupt Initialization Logic.....	4-4
Interrupt Handling Logic	4-5
Associating VME Bus Interrupts with Logic.....	4-6
Dynamic Masking of VME Bus Interrupts.....	4-6
Network Interrupts.....	4-7
Sending Network Interrupts.....	4-7
Receiving Network Interrupts	4-7
Memory Parity Checking	4-10
On-demand Memory Clear.....	4-12
Checking Ring Integrity	4-12

Optimizing Network Bandwidth	4-13
Using Network Interrupts to Balance Network Load	4-13
Memory Xchange Module Specifications	A-1
Register Definitions	B-1
Region 2: Primary Control and Status Registers	B-2
Local Control and Status Register (LCSR).....	B-3
Local Interrupt Status Register (LISR)	B-5
Local Interrupts Enable Register (LIER).....	B-7
Registers for Generating Network Interrupts.....	B-8
Registers for Receiving Network Interrupts.....	B-9
Region3: Auxiliary Control and Status Registers	B-11
Offset 440h	B-11
Offset 441h	B-11
Offset 442h	B-12
Offset 445h	B-12
Offset 446h	B-12
Region 4: Interrupt Acknowledge Register	B-13
Interrupt Acknowledge Register (IAKR)	B-13

Chapter 1

Introduction

This manual describes the features, installation, and operation of the following Memory Xchange modules in a PACSystems RX7i system:

Part Number	Description
IC698CMX016	RX7i Control Memory Xchange (CMX) module
IC698RMX016	RX7i Redundancy Memory Xchange (RMX) module

The Memory Xchange modules use reflective memory technology, which allows the deterministic sharing of data among PLCs and other computing devices on a high-speed fiber optic network. Deterministic networks enable sharing of data within a predetermined time interval. The network can be made up of any combination of these modules and other reflective memory devices that are network compatible with the VMIC 5565 family. Each such device is a node on the network. A reflective memory network can contain up to 256 nodes. Whenever data is written to one node, all nodes on the network are automatically updated with the new data.

Each node in the reflective memory network is connected in a daisy-chained loop using fiber-optic cables. The transmitter of the first node is tied to the receiver of the second. The transmitter of the second node is tied to the receiver of the third node, and so on, until the loop is completed back at the receiver of the first node. The figure on page 1-3 shows an example of a seven-node reflective memory network.


The RMX module can be used in a redundant RX7i system (two CPUs), as part of a redundancy link. A complete redundancy link consists of one RMX in the primary unit, one RMX in the secondary unit, and high-speed fiber optic cables connecting them to each other. This must be a two-node ring: no other reflective memory nodes are allowed to be part of this fiber optic network. When the RMX is being used as redundancy link, it cannot be used as a general-purpose Memory Xchange module. When the RMX is not being used as a redundancy link, it is functionally identical to the CMX module.

For details on the operation of a PACSystems Hot Standby CPU redundancy system, refer to the *PACSystems Hot Standby CPU Redundancy User's Manual*, GFK-2308.

A PACSystems RX7i main rack supports a maximum of four Memory Xchange modules in any combination of RMX and CMX modules. When using CPU redundancy, up to two RMX modules in a rack can be configured as redundancy links.

Features

- PACSystems RX7i single slot form factor.
- 16 Mbytes reflective memory with parity.
- Software configuration of all node parameters (no jumper or switch settings required).
- High-speed easy-to-use 2.12 Gbaud fiber-optic network.
- No RX7i CPU processing required to operate the network.
- Network-compatible with VMIC 5565 family of reflective memory devices.
- Connection with multimode fiber up to 300m/984.25ft.
- Dynamic packet sizes of 4 to 64 bytes, controlled by the Memory Xchange module.
- Network transfer rate of 43 Mbyte/s (4 byte packets) to 174 Mbyte/s (64 byte packets)
- Programmable VMEbus interrupt output.
- Four general-purpose network interrupts with 32 bits of data each.
- Network error detection.
- Up to 256 nodes per network.
- Redundant transfer mode operation. This optional mode reduces the chance of a data packet being dropped from the network.
- Configurable network memory offset allows you to assign nodes on a network to groups according to the 16MB segment in the network address space that they use.



Example of a Seven-Node Memory Xchange Network

Basic Memory Xchange Operation

After the module has been configured, a transfer of data over the network can be initiated by writing to the reflective memory region through the VMEbus. The Memory Xchange module forms the data into variable length packets sized from 4 to 64 bytes, which it transmits over the fiber-optic network to the receiver of the next node. Whenever a packet is received, the Memory Xchange module evaluates the packet. If the packet is valid and did not originate on this node, it is accepted. If, however, the data packet is invalid or if it originated at this node, it is discarded. The receiving node writes the data into the local reflective memory and simultaneously transmits the data to the next node on the network. From there, the process is repeated until the data returns to the originating node, where it is removed from the network.

Basic operating functions are configured using Proficy™ Machine Edition Logic Developer – PLC.

For additional information, see the following chapters:

- Chapter 2, “Installation and Configuration” – describes user features, provides procedures for physical installation and software configuration
- Chapter 3, “Basic Operation” – describes the operation of basic Memory Xchange module functions and how to access them.
- Chapter 4, “Advanced Operation” – describes how to use the advanced capabilities of the Memory Xchange module
- Appendix A, “Memory Xchange Module Specifications” – provides performance and environmental specifications.
- Appendix B, “Register Definitions” – provides detailed definitions of the module’s registers

Functional Compatibility

- PACSystems RX7i CPU with firmware version 2.0 or later. Operation as a redundancy link (RMX only) requires a CPU that supports CPU redundancy, such as the IC698CRE020.
- Programming software: Proficy Machine Edition Logic Developer – PLC, version 4.5 or later
- When used as a general-purpose reflective memory module, the RX7i Memory Xchange modules are compatible with reflective memory devices in the VMIC 5565 family. The PACSystems Memory Xchange module does not operate with other reflective memory families offered by VMIC.

Related Publications

PACSystems CPU Reference Manual, GFK-2222

PACSystems RX7i Installation Manual, GFK-2223

PACSystems RX7i User's Guide to Integration of VME Modules, GFK-2235

PACSystems Hot Standby CPU Redundancy User's Manual, GFK-2308

Proficy Machine Edition Logic Developer-PLC Getting Started, GFK-1918

For the most recent versions of PACSystems and related documentation, visit the GE Fanuc website: <http://www.gefanuc.com/>

Chapter

2

Installation and Configuration

This chapter provides a guide to the user features, physical installation, and initial configuration of the Memory Xchange module.

Before you can use the Memory Xchange module, you must configure it using Proficy Machine Edition Logic Developer — PLC software. The programming software allows you to specify a basic hardware configuration for the Memory Xchange module that allows it to operate in a reflective memory network or as a redundancy link (RMX only).

User Features

The front panel of the general purpose CMX module has four LEDs and an optical transceiver. The front panel of the RMX module has eight LEDs, a role switch and an optical transceiver.

LEDs

LED Label	Module	Description
OK	CMX RMX	ON indicates the module is functioning properly.
CONFIG LINK OK	CMX RMX	When not used as a redundancy link, ON indicates the module is configured. When used as a redundancy link (RMX only), ON indicates the link is functioning properly.
LOCAL READY	RMX only	ON indicates the local unit is ready.
LOCAL ACTIVE	RMX only	ON indicates the local unit is active.
REMOTE READY	RMX only	ON indicates the remote unit is ready.
REMOTE ACTIVE	RMX only	ON indicates the remote unit is active.
OWN DATA	CMX RMX	ON indicates the module has received its own data packet from the network at least once.
SIGNAL DETECT	CMX RMX	ON indicates the receiver is detecting a fiber optic signal.



IC698CMX016



IC698RMX016

Role Switch (RMX Only)

The Role switch is a spring loaded two-position switch that rests in the OFF state. When the RMX module is being used as a redundancy link, this switch allows you to manually switch control from the active controller to the backup controller. To initiate the switching of roles, lift the switch to the ON position for at least 1 second. The role switch state is de-bounced and filtered to prevent accidental activation.

When the RMX module is used as a node in a general-purpose reflective memory network (i.e. not used as a redundancy link), the Role switch has no effect on module operation.

Optical Transceiver

The optical transceiver has two “LC” type fiber optic ports. The port labeled “TX” is the transmitter and the port labeled “RX” is the receiver. For details on cables, see “Fiber Optic Cables and Connectors” on page 2-7.

Node ID

Each node in a reflective memory network must have a unique Node ID, which may range from 0 through 255. Node ID is configured by the programming software.

Redundant Transfer Mode Operation

Redundant Transfer mode is enabled or disabled using hardware configuration in the programming software. While in the Redundant Transfer mode, each packet is transferred on the network twice. The receiving node evaluates each redundant transfer. If no errors are detected in the first transfer, it is used to update the on-board memory and the second transfer is discarded. If the first transfer contains an error, the second transfer is used to update the on-board memory provided it has no transmission error. If errors are detected in both transfers, neither transfer is used and the data is completely removed from the network. The Bad Data bit (Bit 01 of the LCSR in Region 2) is set if an error is detected in either transfer.

Redundant Transfer mode greatly reduces the chance that data is dropped from the network. However, the redundant transfer mode reduces the effective network transfer rates by approximately 50 percent.


Note: The Redundant Transfer mode pertains only to the method of transferring packets over the network. It does not relate to redundancy link operation nor does it relate to the Redundancy LEDs.

Network Memory Offset

For a given node, an offset can be added to the addresses of network packets initiated by local VME writes to the Memory Xchange module. This offset is also subtracted from incoming network packets before applying them to the local reflective memory. The network memory offset is configured in the programming software. The offset can be from 0 to 240 MB, in increments of 16 MB. The Network Memory Offset is configured by the programming software.

This feature allows you to assign nodes on a network to groups according to the 16MB segment in the network address space that they use. The nodes that use the same offset in the network address space effectively behave as if they are in their own network.

The figure below provides an example of a six-node network that has two groups of nodes. Nodes 1—3 use the first 16 MB in the network address space (offset 0); nodes 4—6 use the second 16MB of the network address space (offset 16MB).



Network with Node Groups Assigned to Two Network Address Space Ranges

Rogue Packet Detection and Removal

A rogue packet is a packet that does not seem to belong to any node on the network. If the packet is altered as it passes through a non-originating node or if the originating node begins to malfunction, the originating node may fail to recognize the packet as its own and not remove the packet from the network. In such circumstances the packet passes around the network loop indefinitely.

Rogue packets are rare. Their existence indicates a malfunctioning board due to component failure or operation in an overly harsh environment. Normally, the solution is to isolate and replace the malfunctioning board or improve the environment. However, in some applications it is preferable to tolerate sporadic rogue packets rather than halt the system for maintenance, provided the rogue packets are removed from the network.

To prevent rogue packets from circulating on the network indefinitely, the Memory Xchange module can be configured to operate as one of two rogue masters. A rogue master alters each packet as it passes through its node. If that packet returns to the rogue master a second time, the rogue master recognizes that it is a rogue packet and removes it from the network. When a rogue packet is detected, the rogue packet fault flag is set in the Local Interrupt Status register (LISR). Optionally, the module may be programmed to generate a VME bus interrupt when this rogue packet fault is set.

The reflective memory network supports up to two rogue masters per network, Rogue Master 0 and Rogue Master 1, so they can cross check each other.

Two boards in the same network should not be set as the same rogue master. Otherwise, each will erroneously remove packets originated by the other.

Rogue Master operation is enabled in the programming software.

Physical Installation

Equipment Required to Perform the Installation Procedures

Make sure you have the items listed below before you begin.

- A PACSystems RX7i redundancy CPU with release 2.00 or higher firmware
- A PACSystems RX7i CPU rack with power supply.
- Programming software: Machine Edition – Logic Developer PLC, version 4.5 or later (and a PC-compatible computer).
- Cables. For details, see “Fiber-optic Cables and Connectors” on page 2-7.

Note: RX7i systems that include one or more Memory Xchange modules must be installed in a metal enclosure with conduit or equivalent to meet radiated emission standards and maintain CE Mark compliance. For details, refer to appendix A of the *PACSystems RX7i Installation Manual*, GFK-2223.

Installing the Memory Xchange Module in an RX7i Rack

Warning

Do not insert or remove modules with power applied. This could cause the CPU to stop, damage the module, or result in personal injury.

Memory Xchange modules must only be installed in the main (Rack 0) RX7i rack. RX7i supports a maximum of four Memory Xchange modules per main rack.

Note: It is recommended that the RMX modules be installed in slots 3 and 4 of the main rack. This gives VME interrupt request priority to the RMX modules. Although this configuration is recommended, it is not required that the RMX modules be located in slots 3 and 4.

1. Make sure rack power is off.
2. Slide the module into the slot for which it was configured in the system.
3. Press the board firmly in place, but do not force the board. Tighten the screws on the top and bottom of the faceplate.
4. Connect the fiber optic cables to the TX and RX connectors.
5. Route the fiber optic cable connected to TX to the RX connector of the next module in the ring. Connect the fiber optic cable from that board's TX to the RX connector of the next module. Repeat this step until the last node in the ring routes its TX to the RX of the first node.
6. Turn on power to the RX7i rack.

Note: The Memory Xchange module initially powers up in an unconfigured state with its optical transmitter disabled. The module cannot operate on a network until the RX7i CPU has sent a hardware configuration to the module. For additional information, see “Hardware Configuration” on page 2-8.

Fiber Optic Cables and Connectors

Reflective memory devices are networked together using either simplex (single fiber) or duplex (dual fiber) cables. These cables must be multimode. The Memory Xchange modules do not support single-mode cables.

Simplex cables must be used for reflective memory networks with more than two nodes. Duplex cables may be used for redundancy links and for other reflective memory networks containing only two nodes.

Prefabricated cables with connectors that are compatible with Memory Xchange modules can be ordered using the following catalog number format.

VMICBL-000-F5-0XX where 0XX is used to distinguish different lengths

Fiber-optic Connectors

Connectors with the following characteristics are required.

- LC type, conforms to IEC 61754-20
- Zirconium ceramic ferrule
- Insertion loss: 0.35 dB (maximum)
- Return loss: -30dB
- Temperature Range: -20°C to +85°C

Fiber-optic Cables

The specific cable construction you need depends on your operating environment. Below are descriptions of two typical cables that are suitable for riser (OFNR) installation. For both examples, the recommended outer jacket diameter is 3.0 mm.

62.5/125 μm MMF Cable

- Multimode, graded index glass fiber
- Core diameter: 62.5 μm
- Cladding diameter: 125 μm
- Buffer Diameter: 900 μm
- Attenuation: 3.75 dB/km (maximum)
- Modal Bandwidth: 160 MHz-km (minimum) at 850 nm
- Operating temperature: 0 to 70°C
- Approvals and Standards: NEC OFNR, CSA FT-4, ICEA S-83-596

50/125 μm MMF Cable

- Multimode, graded index glass fiber
- Core diameter: 50 μm
- Cladding diameter: 125 μm
- Buffer Diameter: 900 μm
- Attenuation: 1.5 dB/km (maximum)
- Modal Bandwidth: 500 MHz-km (minimum) at 850 nm
- Operating temperature: 0 to 70°C
- Approvals and Standards: NEC OFNR, CSA FT-4, ICEA S-83-596

Hardware Configuration

Before you can use the Memory Xchange module, you must configure it using Machine Edition Logic Developer—PLC software. The programming software allows you to specify a hardware configuration for your RX7i rack. The hardware configuration identifies the modules that will reside in the RX7i rack and configures the modules' operating parameters.

You must download (store) the hardware configuration to the RX7i CPU, which configures the Memory Xchange module. Prior to this configuration process, the node has its optical transmitter and receiver disabled.

For general-purpose reflective memory operation, you can configure the following parameters in the hardware configuration: Node ID, Redundant Transfer Mode, Rogue Master, Network Memory Offset, and Interrupt enable. If Redundant Link operation is selected, these parameters are set automatically and are not configurable.

Configuring a Memory Xchange Module

For details on configuring an RX7i rack using the programming software, refer to the software online help. To configure a Memory Xchange module, perform the following steps:

1. In the Project tab of the Navigator, expand the PACSystems RX7i Target, the hardware configuration, and the main rack (Rack 0).
2. Right click the slot in which the module will be installed and choose Add Module. The Module Catalog opens.
3. Click the Communications tab, select the Memory Xchange module to be configured and click OK. The module is added to the rack configuration and the module's parameters are displayed in the Parameter Editor window.
4. To edit a parameter value, click the desired tab, then click in the appropriate Values field. For details on these fields, refer to "Configuration Parameters" on page 2-9.
5. Save the configuration and download (store) it to the CPU so these settings can take effect.

Note: For details on the effects of storing a hardware configuration containing changes to a Memory Xchange module, see "Special Considerations for Stores of Configuration" in chapter 3.

Configuration Parameters

Redundant Link

(Available only for RMX, and only when a redundancy CPU is configured.)

Choices:

- **Disabled:** The RMX is not used as a redundancy link. This RMX module is used just like the general purpose CMX module. All the remaining parameters on this tab are available.
- **Enabled:** The RMX is used as a redundancy link and cannot be used as a general purpose reflective memory module. All the remaining parameters on this tab are unavailable, and the Interrupt parameter is set to Disabled.

Default:

- Enabled when there fewer than two RMX modules already set as Redundant Link in this target.
- Disabled when there are already two RMX modules set as Redundant Link in this target.

Note: The Node ID, Redundant Transfer Mode, Rogue Master, and Network Memory Offset parameters are available for the RMX only when Redundant Link is set to Disabled.

Node ID

The unique number identifying this node in the reflective memory network.

Valid range: 0 through 255.

Default: 0.

Redundant Transfer Mode

Determines whether the packets are transferred once or twice.

Note: All nodes on the network must use the same Redundant Transfer mode setting.

Choices:

- **Disabled:** Each packet is transferred once. This ensures the greatest effective network transfer rate, but increases the risk of data being dropped from the network.
- **Enabled:** Each packet is transferred twice. This greatly reduces the risk of data being dropped from the network, but also reduces the effective network transfer rate. For details on Redundant Transfer mode operation, see page 2-3.

Default: Disabled.

Rogue Master

For details on Rogue Master operation, see "Rogue Packet Detection and Removal" on page 2-5.

Caution

Do not configure two nodes in the network as the same rogue master; otherwise, one of the two will erroneously remove packets before the data has been sent to all nodes in the ring.

Choices:

- **Disabled:** The module will not detect rogue packets.
- **Rogue Master 0 Enabled:** This Memory Xchange module is set as Rogue Master 0.
- **Rogue Master 1 Enabled:** This Memory Xchange module is set as Rogue Master 1.

Default: Disabled.

Network Memory Offset (MB)

Offset added to the address of network packets initiated by local VME writes to the reflective memory and subtracted from incoming network packets before applying them to the local reflective memory. For details on memory offset operation, see page 2-4.

Valid range: 0 through 240 MB, in increments of 16 MB.

Default: 0.

Interrupt

(Read-only when the Redundant Link parameter is set to Enabled.) Tells the system whether to expect a VME bus interrupt from the Memory Xchange module. This parameter must be set to Enabled for the interrupt to trigger the execution of a block of logic.

Choices: Disabled, Enabled.

Default: Disabled.

Chapter 3

Basic Operation

Note: The functions described in this chapter cannot be used with an RMX that is being used as a redundancy link. When the Memory Xchange module is operating as a redundancy link, all of its memory regions are under control of the CPU and **cannot** be accessed by user logic. The BUS_ functions (BUS_RD, BUS_WRT, BUS_TS, and BUS_RMW) will fail with a status value of 8 (Region not Enabled).

The application logic running in a PACSystems CPU communicates with the Memory Xchange module using the BUS_ functions, described on page 3-2. Each of the functions has a region parameter.

Four memory regions are defined for the Memory Xchange module.

- Region 1: Reflective memory region
- Region 2: Primary control and status registers
- Region 3: Auxiliary control and status registers
- Region 4: Interrupt acknowledge registers

Region 1 corresponds to the entire 16MB of reflective memory on the module. Only applications that use the advanced functions of the module need to access regions 2, 3, or 4. The advanced functions are described in chapter 4.

Powerup and Initialization

When power is first applied to the Memory Xchange module, the following occurs:


1. A Loopback test occurs. The OWN DATA and SIGNAL DETECT LEDs turn on during this test.
2. All of the memory in Region 1 is set to 0.
3. The OK LED is turned on.
4. If the module is configured:
 - A. The module's network transmitter is enabled.
 - B. The CONFIG LED is turned on.
 - C. A test packet is sent to determine whether all nodes on the ring are connected with transmitters enabled. The OWN DATA status (bit 0) in the LCSR indicates whether or not the ring is intact.

BUS_ Functions

Four program functions allow an application running in the PACSystems CPU to communicate with the Memory Xchange module(s) installed in the rack:

- Bus Read (BUS_RD)
- Bus Write (BUS_WRT)
- Bus Read-Modify-Write (BUS_RMW)
- Bus Test and Set (BUS_TS)

All four of these functions use the same set of parameters to specify which Memory Xchange module and which region within that module is to be accessed. The Bus Read function block shown below illustrates these parameters.



The rack and slot parameters identify which Memory Xchange module is to be accessed. The subslot should always be left blank or set to 0. The region parameter refers to one of the four memory regions in the Memory Xchange module. The offset is a 0-based number that specifies what portion of the memory region is to be accessed.

Note: If you do not specify a region, the default is 1, which corresponds to the reflective memory area (region 1).

For detailed descriptions of each of the BUS_ functions, refer to the PACSystems CPU Reference Manual, GFK-2222.

Note: Read-Modify-Write (RMW) accesses to Memory Xchange modules (via BUS_RMW or BUS_TS functions) are not guaranteed to be atomic with respect to accesses made to these locations by the Memory Xchange module itself; they are only atomic with respect to other VME accesses. Other VME masters will not be able to write to the module between the Read and the Write operations. However, writes from the reflective memory network or the CMX/RMX module itself are not prevented. Thus, the VME write (of RMW) can overwrite and discard whatever data the network or module wrote to that same location.


Multiple Writes to Network Memory

Applications should be designed so that two or more nodes do not attempt to write to the same reflective memory network address at the same time. If two or more nodes do happen to write to the same address at approximately the same time, the values in the reflective memories on different nodes may become inconsistent.

For example, consider a four-node network consisting of Node 1, Node 2, Node 3 and Node 4 connected as shown below. If Node 1 writes 55h and Node 3 writes AAh to network address 00h at approximately the same time, the following could occur:

- On Node 2, memory location 00h becomes 55h, but then is quickly changed to AAh.
- On Node 4 however, memory location 00h becomes AAh, but then is quickly changed to 55h.

The net result is that Node 2 and Node 4 have different values at memory locations 00h.



Example of Multiple Writes to the Same RFM Network Location

If your application requires different nodes to write to the same network address, you can use one of the following approaches to avoid writing to a memory location at approximately the same time.

- Develop a set of rules for all nodes to follow that allow only one node to write to a particular location at a time. For example, consider the simple case of two nodes sharing one memory location. A set of rules could be:
 - Node 1 can only write to the shared memory location when it already contains the value 1 and can only write a value of 2.
 - Node 2 can only write to that same location when it already contains the value 2 and can only write a value of 1.
- Use network interrupts to signal when a particular memory location is available for writing. For example:
 - Node 1 initially has permission to write to location 0.
 - When Node 2 wants to write to location 0, it sends a network interrupt to Node 1 asking for permission.
 - When Node 1 receives that interrupt, it completes its write operations to location 0 if necessary, and then sends a network interrupt to Node 2 granting Node 2 permission to write to location 0.

Data Transfer Time

The time to transfer data from one PLC to another via Memory Xchange modules is highly dependent on your data exchange algorithm. However, the amount of time to write and read data between a Memory Xchange module and a PACSystems CPU can be characterized and is described in this section.

The following tables provide formulas for estimating the Read/Write time between a PACSystems CPU and a CMX module or an RMX module that is not being used as a redundancy link. Your actual read/write time may vary slightly from the estimated time and most systems will see slightly better performance. The estimated Read/Write transfer times are based on a CPU in a non-error condition without CPU serial communications activity, Genius bus faults or other high backplane interrupt activity. In addition, the timing is based on using single BUS_RD and BUS_WRT function blocks with data sizes from 256 to 131,068 bytes.

CPU to Memory Xchange Read/Write Transfer Time for CPE020 and CRE020

CPU Write to Memory Xchange Module Time (ms)	$(0.00008079 * (\text{Number of Bytes})) + 0.25$
CPU Read from Memory Xchange Module Time (ms)	$(0.00006853 * (\text{Number of Bytes})) + 0.22$

CPU to Memory Xchange Read/Write Transfer Time for CPE010

CPU Write to Memory Xchange Module Time (ms)	$(0.00009831 * (\text{Number of Bytes})) + 0.644$
CPU Read from Memory Xchange Module Time (ms)	$(0.00008468 * (\text{Number of Bytes})) + 0.631$

Estimating Total Transfer Time

The data transfer time over the fiber optic network is typically small compared to the Read/Write transfer time for most systems. Therefore, the total transfer time of one packet of data using a single BUS_WRT or BUS_RD function block can be roughly estimated by simply adding the CPU to Memory Xchange Read and Write times for a specific amount of data and taking into account any asynchronous CPU delay time.

For example if you transferred 1024 bytes using the last DWORD (4 bytes) to signal valid data and the receiving CPU is running a sweep time of 5ms, you could use the following steps to estimate the data transfer time from one CPU to another.

Note: The example uses CPE020/CRE020 timing values.

1. Estimate write data time: $\text{WriteTime} = (0.00008079 * (1024)) + 0.25 = 0.34 \text{ ms}$

2. Estimate read data time (1024 bytes):

$$\text{ReadTime} = (0.00006853 * (1024)) + 0.22 = 0.29 \text{ ms}$$

3. Estimate asynchronous CPU delay time. For most applications this will be one CPU sweep time, since typical applications will check the Data Valid Dword once per scan. However, this delay time could be much smaller if your application synchronizes the CPUs prior to the data transfer operation.

$$\text{AsyncDelayTime} = \text{Receiving CPU Scan time} = 5 \text{ ms}$$

4. Estimate total transfer time:

$$\begin{aligned} \text{TotalTime} &= \text{WriteTime} + \text{AsyncDelayTime} + \text{ReadTime} \\ &= 0.34\text{ms} + 5\text{ms} + 0.29\text{ms} = 5.63 \text{ ms} \end{aligned}$$

Your algorithm may be more or less efficient than this example. For large data transfers you may be able to optimize the data transfer by breaking the data transfers into smaller packets so that one CPU reads a packet while the other CPU writes the next packet.

Special Considerations for Stores of Configuration

If a hardware configuration containing changes to a Memory Xchange module is downloaded, any changes your logic previously made to registers on that module could be overwritten. Among other things, the following actions will occur:

- The module is temporarily disconnected from the network.
- The CPU clears the network interrupt FIFOs.
- The CPU clears the LIER.
- The CPU clears the LISR.
- The Latched Sync Loss bit (bit 3) in the module's LCSR (offset 08h in region 2) is set ON (1).
- The module is reconnected to the network.
- A test packet is sent to determine whether all nodes on the ring are connected with transmitters enabled. The OWN DATA status (bit 0) in the LCSR indicates whether or not the ring is intact.
- The CONFIG LED is turned on.

If a hardware configuration is downloaded, but there is no change to a configured and operational Memory Xchange module, the module remains connected to the network and therefore continues to receive memory writes, etc. from other modules on the reflective memory network. The CPU does not alter the registers on that module.

You can program the application logic to read the state of the Latched Sync Loss (bit 11) of the LISR on the first scan to determine whether the module was disconnected from the network. If the module was disconnected, the data values in the reflective memories of *all* nodes in the network may need to be refreshed. To refresh the values, one or more nodes on the network should rewrite the desired values to reflective memory, e.g. Region 1.

If a store changes the module's network memory offset, the contents of the reflective memory on that module are undefined after the store. You should refresh the values in Region 1. To refresh the values, one or more nodes on the network should rewrite the desired values to reflective memory.

Note: The functions described in this chapter cannot be used on an RMX that is being used as a redundancy link. When the Memory Xchange module is operating as a communications link in a CPU redundancy system, these memory areas are under control of the CPU and **cannot** be accessed by user logic. BUS_XXX accesses will fail with a status value of 8 (Region not Enabled).

This chapter describes how to use the advanced capabilities of the Memory Xchange module. These functions are accessed via Regions 2, 3, and 4. Appendix B provides detailed definitions of these regions. The advanced functions are:

- VME Bus Interrupt Handling
- Network Interrupt Handling
- Memory Parity Checking
- On-demand Memory Clear
- Checking Ring Integrity

VME Bus Interrupts

The Memory Xchange module has a single programmable VMEbus interrupt output that can be used to trigger the execution of a block of logic. The Memory Xchange module can generate an interrupt for various events, such as Parity Error, Signal Detect Error, or Rogue Packet fault. For a complete list see “VME Bus Interrupt Events” on page 4-3.

If your application uses the VME Bus interrupt, it must write to the module to select interrupt sources and react to them when they occur. To control which events generate an interrupt, write to the Local Interrupt Enable Register (LIER - Region 2, offset 14h). When the interrupt occurs, the logic must read the Local Interrupt Status Register (LISR – Region 2, offset 10h) to determine the reason(s) for the interrupt and respond appropriately.

Note: If the VME interrupt occurs while the CPU is in Stop mode, the associated interrupt block will not be executed for that occurrence.

Here is a summary of the steps involved in using VMEbus interrupts:

1. Decide which events you want to generate an interrupt. (See “VME Bus Interrupt Events” on page 4-3.
2. Develop interrupt initialization logic.
3. Develop an interrupt handling logic block.
4. Set the Interrupt parameter for the module’s hardware configuration to Enabled.
5. Associate the interrupt with the logic block.
6. Store and test your application.

VME Bus Interrupt Events

The Memory Xchange module can generate a VME bus interrupt for any combination of the following events. Use the LIER to select which of these events will cause an interrupt. In addition, the Interrupt Enable (bit 14) of the LISR must be set to 1. Refer to appendix B for detailed definitions of these registers.

<i>Event</i>	<i>Description</i>
Network Interrupt 1	A type 1 network interrupt was received.
Network Interrupt 2	A type 2 network interrupt was received.
Network Interrupt 3	A type 3 network interrupt was received.
Network Interrupt 4	A type 4 network interrupt was received.
Sync Loss	The fiber optic receiver has lost the incoming signal. Data may have been prematurely removed from the network. Likely causes include: the configuration of this module was changed, the receive cable disconnected, or the upstream node's transmitter was disabled (e.g. powered off, configuration changed, or explicitly disabled).
Bad Data	The receiver circuit has detected an invalid packet. Data may have been prematurely removed from the network.
Rogue Packet Fault	This module has detected and removed a rogue packet.
Memory Parity Error	A parity error has been detected.
Memory Write Discarded	A memory write has been discarded because alignment or length restrictions were violated while parity checking was enabled.
RX FIFO Almost Full	The receive FIFO has been almost full. This event indicates the receiver circuit is operating at maximum capacity, which should not occur under normal operating conditions. If it does occur, the application should temporarily suspend all accesses to the module.
RX FIFO Full	The receive FIFO has been full. This indicates improper operation of the Memory Xchange module. Data may have been prematurely removed from the network.

Interrupt Initialization Logic

To program the Memory Xchange module to generate a VME bus interrupt, it is strongly recommended that your logic use the following recipe.

- Step 1. Execute a `BUS_RMW_WORD` function passing 0 (“AND”) for the operation parameter, `FEDFh` for the mask parameter, 4 for the region, and `68h` for the offset (the IAKR). This operation writes a 0 to bit 8 of the IAKR, which is required to acknowledge a previous VME bus interrupt that may have occurred while the CPU was in Stop mode. Also, when bit 7 of the IAKR is a 1, this operation writes a 1 back to that bit, which clears this latch. Masking the current value with `FEDFh` prevents other bits in this register from being altered.
- Step 2. Execute a `BUS_WRT_DWORD` function to write a bit pattern to the Local Interrupt Enable Register (LIER – region 2, offset `14h`). The value for the input parameter depends on the combination of events for which you would like the module to generate an interrupt. For example, to program the module to generate an interrupt for any of the events listed on page 4-3, write the value `00003FC7h` to the LIER.
- Step 3. Execute a `BUS_RMW_WORD` function passing 1 (“OR”) for the operation parameter, `4000h` for the mask parameter, 2 for the region, and `10h` for the offset (the LISR). This operation writes a 1 to bit 14 of the Local Interrupt Status Register, which is required for the module to generate an interrupt. Using a read-modify-write preserves the values of the other bits in the LISR.
- Step 4. Execute a `BUS_RMW_DWORD` function passing 0 (“AND”) for the operation parameter, `FFFFC038h` for the mask parameter, 2 for the region 2, and `10h` for the offset (the LISR). You may optionally attach a reference to the original value parameter (e.g. `%T0001`). This operation retrieves the current value of the LISR and writes back zeros to all of the latched bits in the LISR to clear them.
- Step 5. Optional. Test each non-network interrupt status bit in the local copy of the LISR. For example, if the value of bit 11 (e.g. `%T0011`) is a 1, a synch loss condition occurred before the logic in Step 4 was run.
- Step 6. Optional: For each of the four network interrupt bits (0, 1, 2, and 7) in the LISR:
 - a) Test the network bit in the local copy of the LISR (e.g. test `%T0001` for type 1 network interrupts). If the bit is a 1, read the corresponding network interrupt FIFO.
 - b) Optional: Execute a `BUS_READ_DWORD` function to read the LISR (region 2, offset `10h`) again. *It is important to not write any values back to the LISR after Step 4.* Then repeat Step 6.(Alternatively, your logic may clear the network interrupt FIFOs as described in see “Receiving Network Interrupts” on page 4-7.)
- Step 7. Execute a `BUS_RMW_BYTE` function passing 1 (“OR”) for the operation parameter, 1 for the mask parameter, 4 for the region, and `69h` for the offset (the IAKR). This operation writes a 1 to bit 8 of the IAKR, which allows the module to generate a VME bus interrupt. Using an “OR” operation with the value of 1 prevents other bits in this register from being altered. If at this moment, a bit in the LISR is a 1 and its corresponding bit in the LIER is also a 1, the module immediately generates a VME bus interrupt. In this case, the CPU schedules your interrupt block for execution.

Interrupt Handling Logic

When developing the logic for an interrupt block that will handle the VME bus interrupt from a Memory Xchange module, it is strongly recommended that you use the following recipe.

- Step 1. Execute a `BUS_RM_W_WORD` function passing 0 (“AND”) for the operation parameter, `FEDFh` for the mask parameter, 4 for the region, and `68h` for the offset (the IAKR). This operation writes a 0 to bit 8 of the Interrupt Acknowledge Register, which is required to acknowledge the VME bus interrupt. Also, when bit 7 of the IAKR is a 1, this operation writes a 1 back to that bit, which clears this latch. Masking the current value with `FEDFh` prevents other bits in this register from being altered.
- Step 2. Execute a `BUS_RM_W_DWORD` function passing 0 (“AND”) for the operation parameter, `FFFFC038h` for the mask parameter, 2 for the region, and `10h` for the offset (the LISR). Attach a reference to the original value parameter (e.g. `%T0001`). This operation retrieves the current value of the Local Interrupt Status Register and writes back zeros to all of the latched bits to clear them.
- Step 3. Test each non-network interrupt status bit in the local copy of the LISR. For example, if the value of bit 11 (e.g. `%T0011`) is a 1, a synch loss condition occurred.
- Step 4. For each of the four possible network interrupt bits in the LISR (bits 0, 1, 2, and 7):
 - a) Test the network bit in the local copy of the LISR (e.g. test `%T0001` for type 1 network interrupts). If the bit is a 1, read the corresponding network interrupt FIFO.
 - b) Optional: Execute a `BUS_RD_DWORD` function to read the LISR (region 2, offset `10h`) again. *It is important to not write any values back to the LISR after Step 2.* Then repeat Step 4.
- Step 5. Execute a `BUS_RM_W_BYTE` function passing 1 (“OR”) for the operation parameter, 11 for the mask parameter, 4 for the region, and `69h` for the offset (the IAKR). This operation writes a 1 to bit 8 of the IAKR, which allows the module to generate another VME bus interrupt. Using an “OR” operation with the value of 1 prevents other bits in this register from being altered. If at this moment, a bit in the LISR is a 1 and its corresponding bit in the LIER is also a 1, the module immediately generates another VME bus interrupt. In this case, the CPU schedules the interrupt block for an additional execution.

Associating VME Bus Interrupts with Logic

When using interrupts from the Memory Xchange module to trigger logic execution, an association between the interrupt and the logic block to be executed must be specified. Before you can create this association, the module generating the interrupt must be configured in the hardware configuration and its Interrupt parameter must be set to enabled.

In Machine Edition software, display the properties of the interrupt logic block, and expand the Scheduling property. In the Scheduling dialog box, select Module Interrupt for the Type. For the Trigger, use the dropdown list to select a module interrupt. The module is identified as r.s (#i), where r is the rack, s is the slot, and #i is the interrupt number. Use interrupt #1.

Dynamic Masking of VME Bus Interrupts

At the Memory Xchange Module

The application program can mask and unmask the VME bus interrupt from a Memory Xchange module at run time by writing to the Interrupt Enable (bit 14) of the LISR.

At the CPU

The application program can mask and unmask the execution of the interrupt block associated with a Memory Xchange module at run time by using the SVC_REQ function block 17. To use SVC_REQ 17 with a Memory Xchange module, pass 17 decimal as the memory type and the VME interrupt id as the offset. To obtain the module's VME interrupt ID, see *PACSystems RX7i User's Guide to Integration of VME Modules*, GFK-2235.

When the execution of the interrupt block is not masked, the CPU processes the VME bus interrupt and schedules the associated logic block for execution. When the execution of the interrupt block is masked, the CPU processes the VME bus interrupt but will not schedule the associated logic block for execution (i.e., it discards that interrupt). Whenever the CPU transitions from Stop to Run, the execution of the interrupt block is unmasked.

For details on using SVC_REQ #17, refer to the *PACSystems CPU Reference Manual*, GFK-2222.

Network Interrupts

Any node on the network can send a network interrupt packet to a specific node on the network or broadcast it globally to all nodes on the network. Each network interrupt packet contains the sender's node ID, the target (destination) node ID, the interrupt type information, and 32 bits of user defined data. There are four types of network interrupts, all of which are user-defined.

Sending Network Interrupts

To initiate a network interrupt, your application logic must write to three registers of Region 2:

1. Write 32 bits of user defined data to the Network Target Data (NTD) register.
2. Write the destination node id to the Network Target Node (NTN) register.
3. Write interrupt Type information to the Network Interrupt Command (NIC) register. This step *must* be executed last since it actually generates the network interrupt packet. To determine the value to write to this register, refer to Appendix B.

Steps 2 and 3 can be accomplished with one BUS_WRT_WORD function.

Receiving Network Interrupts

Each time a node issues a network interrupt, it includes its own node ID as part of the packet. When the Memory Xchange module receives a network interrupt that is directed to it, it stores the sender's node ID and the 32 bits of user defined data in a FIFO (first in first out) queue. There is a separate FIFO for each of the four network interrupt types (1-4). Each FIFO can store 127 interrupts.

Anytime at least one entry is pending in a FIFO, the corresponding bit in the LISR is set to 1. Optionally, the module can be programmed to generate a VME bus interrupt upon receipt of a network interrupt.

To retrieve the oldest entry in the FIFO, the application logic should do the following.

1. Read the corresponding Interrupt Send Data (ISDx) register.
2. Read the corresponding Interrupt Sender Node ID (SIDx) register.

When the SIDx register is read, the entire entry (Node ID and user data) is removed from the FIFO. Therefore, each sender node ID can only be read once. If the sender data is desired, read the corresponding Interrupt Sender Data (ISDx) register before reading the Interrupt Sender Node ID (SIDx) register.

Initialization

If your application will service network interrupts using an interrupt block, you should use the recipe described in “Interrupt Initialization Logic” on page 4-4.

If your application needs to discard any unserved network interrupts, clear each Interrupt Sender ID (SID) FIFO by writing a one-byte 0 to the following offsets of Region 2:

Sender ID FIFO	Offset
SID1	24h
SID2	2Ch
SID3	34h
SID4	3Ch

Servicing Network Interrupts

The following recipe demonstrates the steps necessary to service all four network interrupt FIFOs. All registers accessed in this recipe are in region 2.

Note: If your application detects the receipt of a network interrupt using an interrupt block, you should include this recipe inside the one described in “Interrupt Handling Logic” on page 4-5.

- Step 1. Obtain the value of the LISR. For example, execute a `BUS_READ_DWORD` function passing 2 for the region 2 and 10h for the offset. Attach a reference to the output parameter (e. g. `%T0001`). *It is important to not write any values back to the LISR.*
- Step 2. If all four Network Interrupt bits (0, 1, 2, and 7) of the LISR are 0, no interrupts are pending and you can exit this procedure.
- Step 3. Test bit 0 (e.g. `%T0001`) of the LISR. If the bit is a 1, a type 1 network interrupt is pending.
 - a. Read the Interrupt 1 Sender Data (ISD1) register (offset 20h) to retrieve the 32 bits of data.
 - b. Read the Interrupt 1 Sender Node ID (SID1) register (offset 24h) to retrieve the sender’s node ID.
- Step 4. Test bit 1 (e.g. `%T0002`) of the LISR. If the bit is a 1, a type 2 network interrupt is pending.
 - a. Read the Interrupt 2 Sender Data (ISD2) register (offset 28h) to retrieve the 32 bits of data.
 - b. Read the Interrupt 2 Sender Node ID (SID2) register (offset 2Ch) to retrieve the sender’s node ID.
- Step 5. Test bit 2 (e.g. `%T0003`) of the LISR. If the bit is a 1, a type 3 network interrupt is pending.
 - a. Read the Interrupt 3 Sender Data (ISD3) register (offset 30h) to retrieve the 32 bits of data.
 - b. Read the Interrupt 3 Sender Node ID (SID3) register (offset 34h) to retrieve the sender’s node ID.

-
- Step 6. Test bit 7 (e.g. %T0008) of the LISR. If the bit is a 1, a type 4 network interrupt is pending.
- a. Read the Interrupt 4 Sender Data (ISD4) register (offset 38h) to retrieve the 32 bits of data.
 - b. Read the Interrupt 4 Sender Node ID (SID4) register (offset 3Ch) to retrieve the sender's node ID.
- Step 7. *Optional.* To check for and service additional pending interrupts, repeat this entire process starting with Step 1.

Memory Parity Checking

If your application requires the use of memory parity checking on the Memory Xchange module, the application must write to the module to enable parity and react to any parity errors (for example, logging a user application fault). To enable parity checking, write a 1 to bit 27 of the Local Control and Status Register (LCSR – Region 2, offset 8h). You can optionally program the module to generate a VME bus interrupt for parity errors (see “VME Bus Interrupts”).

When parity checking is enabled, all writes to region 1 must occur on Dword (32-bit) boundaries. While parity checking is active, byte (8-bit) and word (16-bit) writes to Region 1 are prohibited. If such a write is attempted, the BUS_ function will appear to complete successfully; however, the contents of the memory location will not change. The module reports this error by setting the Memory Write Discarded bit (bit 12) of the Local Interrupt Status Register (LISR - Region 2, offset 10h) to 1. The Memory Xchange module also sets the Memory Write Discarded bit to 1 when an invalid memory write is received from the the reflective memory network.

Before enabling its transmitter, the module initializes all of Region 1 to 0 at power up. This action initializes the parity bits for all of the reflective memory on that module.

If you enable parity checking on one node, you should enable it on all nodes of the reflective memory network. (A node that detects an invalid memory write from the network will prevent the write to its own memory, but it will not remove the packet from the network.)

The following table highlights the bits used for the parity checking function.

Note: When setting or clearing the bits described below, it is recommended that you use the BUS_RMW instruction so that other bits in the same register are not affected.

Local Control and Status Register (LCSR), Region 2 offset 08h

Name	Bit	Description
Parity Checking Enable	Bit 27	When set to 1, memory parity checking is enabled.

Local Interrupt Status Register (LISR), Region 2 offset 10h

Name	Bit	Description
LISR Parity Error Latch	Bit 13	When set to 1, a parity error has been detected. Write a 0 to this bit to clear it. Always clear bit 7 of the IAKR register before clearing this bit.
Memory Write Discarded	Bit 12	When set to 1, a memory write has been discarded because alignment or length restrictions were violated while parity checking was enabled. Write a 0 to this bit to clear it.

Interrupt Acknowledge Register (IAKR), Region 4 offset 68h

Name	Bit	Description
IAKR Parity Error Latch	Bit 7	When set to 1, a parity error has been detected. Write a 1 to this bit to clear it. Always clear this bit before clearing bit 13 of the LISR.

Logic for Detecting and Clearing a Parity Error

If your application detects and clears parity errors using an interrupt block, you should use the recipe described in “Interrupt Handling Logic” on page 4-5 to clear the Parity Error latches.

Otherwise, use the following recipe to detect and clear the Parity Error latches. You may want to execute this logic at a rate of once per sweep.

1. Execute a `BUS_RMW_BYTE` function passing 0 (“AND”) for the operation parameter, `DFh` for the mask parameter, 4 for the region, and `68h` for the offset (the `IAKR`). When bit 7 of the Interrupt Acknowledge Register is a 1, this operation writes a 1 back to that bit, which clears this latch. Masking the current value with `DFh` prevents other bits in this register from being altered.
2. Execute a `BUS_RMW_DWORD` function passing 0 (“AND”) for the operation parameter, `FFFFDFFFh` for the mask parameter, 2 for the region, and `10h` for the offset (the `LISR`). Attach a reference to the original value parameter (e.g. `%T0001`). This operation retrieves the current value of the Local Interrupt Status Register and writes a zero back to bit 13 to clear it. (A different mask value, such as `FFFFC038h`, can be used if you wish to clear other bits of the `LISR` at this time.)
3. Test the value of bit 13 in the local copy of the `LISR` (e.g. `%T0013`). If the value of this bit is a 1, a memory parity error occurred.

On-demand Memory Clear

The Memory Xchange module supports a command that writes 0s to all locations in Region 1. As long as the transmitter is enabled, these writes are also sent to the network. The operation could take several seconds to complete. While executing this command, the module defers generation of VME bus interrupts.

- To initiate the command, execute a `BUS_RMW_BYTE` function passing 1 (OR) for the Operation parameter, 4h for the Mask parameter, 3 for the Region parameter, and 442h for the Offset.
- To determine when the memory clear is complete, execute a `BUS_RD_BYTE` function passing 3 for the Region parameter and 442h for the Offset. When Clear Memory (bit 2) is 0, the operation is complete.

Before initiating another clear, ensure the previous one is complete.

Checking Ring Integrity

At any time you may check the integrity of the ring by initiating a data packet and verifying that it has returned. This indicates whether or not all nodes on the ring are connected with transmitters enabled.

To check the ring, do the following:

1. Clear the OWN DATA status bit by executing a `BUS_RMW_BYTE` function passing 0 (AND) for the Operation parameter, FEh for the Mask parameter, 2 for the Region parameter, and 8h for the Offset.
2. Initiate a network packet by writing to Region 1 or generating a network interrupt.
3. Read the LCSR (Region 2 – offset 08h) by executing a `BUS_RD_BYTE`.
4. Test the OWN DATA status (bit 0).
5. Repeat from step 2 until the OWN DATA bit becomes 1, which means the ring is intact.

Optimizing Network Bandwidth

The maximum bandwidth of the reflective memory network ranges from 43 Mbytes/s to 174 Mbytes/s. A network's effective bandwidth is determined by the efficiency of packet sizing. Each packet sent over the network includes, in addition to the data, a fixed number of overhead bytes that tell each node where and how to store the data. More bytes of data per packet compared to the fixed overhead bytes results in a higher data rate.

The user has no direct control over the packet size. The Memory Xchange module dynamically sizes the packets on the network based on the manner in which they were first written into reflective memory by the source node. To optimize packet length and effective network bandwidth, nodes on the network should transfer data in bursts of sequential addressed data.

Using individual writes and reads to transfer data should be avoided. If all nodes on the network transfer data in a fully random access manner, minimum packet sizes will always result and the 43 Mbyte/s data rate will dominate the entire network.

The effect of the Redundant Transfer mode (discussed in chapter 2) on network data rate must also be considered. When a CMX or RMX module is placed in Redundant Transfer mode, each packet it generates is sent twice over the network. This improves the statistical reliability of the system. However, it also reduces the effective network transfer rate by more than half. For a CMX/RMX system, the effective transfer rate in Redundant Transfer mode will vary from 20 Mbyte/s to 70 Mbyte/s.

To avoid degradation of network performance or the possibility of losing data, the application must avoid a situation where the transmit FIFO becomes full. The RX FIFO Almost Full status bit (bit 09) in the LISR (Region 2, offset 10h) can be monitored to determine if the network is becoming saturated.

Using Network Interrupts to Balance Network Load

To avoid filling the transmit FIFOs, you can use network interrupts to allow only part of the nodes on a network to transmit at the same time.

Example

The sample network consists of a 20-node PLC-style scanning system, with nodes numbered 0 to 19. Scan time is 10ms. Redundant Transfer mode is disabled.

Each node is capable of transmitting data on the network at approximately 40Mbyte/s. If all 20 nodes transmit at the same time, the attempted data rate is 800 Mbyte/s. This significantly exceeds the maximum network bandwidth and will cause the FIFOs to fill up.

Network interrupts can be used to synchronize the nodes and distribute the network traffic throughout the 10ms scan.

For this example, pick node 0 to be the master. The master will divide the 10ms scan into five subintervals of 2ms each, numbered 0—4. Each PLC node will finish writing data when its 2ms window is completed. Assign each node to a subinterval, distributing the nodes evenly between subintervals.

For this example, the nodes are assigned as follows:

Nodes	Subinterval
Nodes 0, 5, 10, 15	subinterval 0.
Nodes 1, 6, 11, 16	subinterval 1.
Nodes 2, 7, 12, 17	subinterval 2.
Nodes 3, 8, 13, 18	subinterval 3.
Nodes 4, 9, 14, 19	subinterval 4.

The user-defined data associated with the interrupt contains the value of the current subinterval (0—4). Each node waits for the network interrupt, and when the interrupt data equals the subinterval it is assigned, it writes its data. During each 2ms subinterval, only four nodes are transmitting at the same time. For example, during subinterval 0, nodes 0, 5, 10 and 15 write their data. This limits the peak network data rate to $40\text{Mbyte/s} * 4 = 160\text{Mbyte/s}$, which is less than the maximum network bandwidth of 174Mbyte/s .

Memory Xchange Module Specifications

This appendix provides specifications that apply specifically to the RMX and CMX modules. For general specifications and standards that apply to all RX7i modules, installation requirements for RX7i control systems, and safety guidelines for installation, refer to the *PACSystems RX7i Installation Manual*, GFK-2223.

Note: RX7i systems that include one or more Memory Xchange modules must be installed in a metal enclosure or equivalent to meet radiated emission standards and maintain CE Mark compliance. For details, refer to appendix A of the *PACSystems RX7i Installation Manual*, GFK-2223.

Memory Xchange Module Performance Specifications

Physical size	PCB: 6.299" W x 9.187" H
Packet size	Dynamic, automatically controlled by Memory Xchange module
User memory	16MB SDRAM
Operating voltage	+5VDC (from power supply)
Current requirements	1.8A
Connectors	Fiber-optic LC type, conforms to IEC 61754-20. For connector details, refer to "Fiber-optic Cables and Connectors" in chapter 2.

This appendix gives detailed definitions of the module's registers:

Region 2: Primary Control and Status Registers

Region 3: Auxiliary Control and Status Registers

Region 4: Interrupt Acknowledge Registers

Note: When the RMX module is operating as a redundancy link, these memory areas are under control of the CPU and **cannot** be accessed by user logic. BUS_xxx accesses will fail with a status value of 8 (Region not Enabled).

Note: When modifying individual bits of these registers, it is recommended that you use the BUS_RMW instruction so that other bits in the same register are not affected.

Region 2: Primary Control and Status Registers

Offset (hex)	Mnemonic	Description	Access	Comments
00h—03h	--	Reserved	--	Do not modify.
04h	NID	Node ID Register	Read Only	Reflects the Node ID set by the hardware configuration.
05—07h	--	Reserved	--	Do not modify.
08—0Bh	LCSR	Local Control And Status Register	Read/Write	Some bits reserved. Some bits read only. For details, see page B-3.
0C—0Fh	--	Reserved	--	Do not modify.
10—13h	LISR	Local Interrupt Status Register	Read/Write	Some bits reserved. Some bits read only. For details, see page B-7.
14—17h	LIER	Local Interrupt Enable Register	Read/Write	
18—1Bh	NTD	Network Target Data	Read/Write	Data bits for network interrupt. For details, see page B-8
1Ch	NTN	Network Target Node	Read/Write	Target node ID for network interrupt. For details, see page B-8.
1Dh	NIC	Network Interrupt Command	Read/Write	Initiate network interrupt. For details, see page B-8.
1E—1Fh	--	Reserved	--	Do not modify.
20—23h	ISD1	Interrupt 1 Sender Data	Read/Write	Read user defined data from FIFO for network interrupt 1. For details, see page B-8.
24h	SID1	Interrupt 1 Sender Node ID	Read/Write	Read Node ID from FIFO for network interrupt 1. For details, see page B-8.
25—27h	--	Reserved	--	Do not modify.
28—2Bh	ISD2	Interrupt 2 Sender Data	Read/Write	Read user defined data from FIFO for network interrupt 2. For details, see page B-8.
2Ch	SID2	Interrupt 2 Sender Node ID	Read/Write	Read Node ID from FIFO for network interrupt 2. For details, see page B-8.
2D—2Fh	--	Reserved	--	Do not modify.
30—33h	ISD3	Interrupt 3 Sender Data	Read/Write	Read user defined data from FIFO for network interrupt 3. For details, see page B-8.
34h	SID3	Interrupt 3 Sender Node ID	Read/Write	Read Node ID from FIFO for network interrupt 3. For details, see page B-8.
35—37h	--	Reserved	--	Do not modify.
38—3Bh	ISD4	Interrupt 4 Sender Data	Read/Write	Read user defined data from FIFO for network interrupt 4. For details, see page B-8.
3Ch	SID4	Interrupt 4 Sender Node ID	Read/Write	Read Node ID from FIFO for network interrupt 4. For details, see page B-8.
3D—FFFh	--	Reserved	--	Do not modify.

Local Control and Status Register (LCSR)

Offset 08h, Read/Write, Dword, Word, Byte

Bit 07	Bit 06	Bit 05	Bit 04	Bit 03	Bit 02	Bit 01	Bit 00
TX FIFO Empty	TX FIFO Almost Full	Latched RX FIFO Full	Latched RX FIFO Almost Full	Sync Loss	RX Signal Detect	Bad Data	Own Data

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 09	Bit 08
Reserved							

Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
Reserved							

Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
Reserved				Parity Checking Enable	Redundant Transfer Mode Enabled	Rogue Master 1 Enabled	Rogue Master 0 Enabled

Local Control and Status Register Bit Definitions

Bit(s)	Name	Access	Description
Bit 00	Own Data	Read/Write	When this bit is set to 1, the module has detected the return of its own data or interrupt packet at least once since this bit was cleared. This bit also controls the state of the OWN DATA LED. Write a 0 to this bit to clear it.
Bit 01	Bad Data	Read Only	When this bit is set to 1, the receiver circuit has detected an invalid packet. Data may have been prematurely removed from the network. To clear this bit, write to bit 08 in the LISR.
Bit 02	RX Signal Detect	Read Only	When this bit is set to 1, the module receiver is currently detecting light. This bit provides immediate status only (not latched).
Bit 03	Sync Loss	Read Only	When this bit is set to 1, the fiber optic receiver has lost the incoming signal at least once since the last time the corresponding bit in the LISR was cleared. Data may have been prematurely removed from the network. Likely causes include the configuration of this module was changed, the receive cable disconnected, or the upstream node's transmitter was disabled (e.g. powered off, configuration changed, or explicitly disabled). To clear this bit, write bit 11 in the LISR.
Bit 04	RX FIFO Almost Full	Read Only	When this bit is set to 1, the receive FIFO has been almost full. This event indicates the receiver circuit is operating at maximum capacity, which should not occur under normal operating conditions. If it does occur, the application should temporarily suspend all accesses to the module. To clear this bit, write to bit 09 in the LISR.
Bit 05	Latched RX FIFO Full	Read Only	When this bit is set to 1, the receive FIFO has been full. This indicates improper operation of the Memory Xchange module. Data may have been prematurely removed from the network. To clear this condition, write to bit 10 in the LISR.
Bit 06	TX FIFO Almost Full	Read Only	When this bit is set to 1, the TX FIFO is currently almost full. The bit provides immediate status only (not latched). Periodic assertion of this bit is normal.

Bit(s)	Name	Access	Description
Bit 07	TX FIFO Empty	Read Only	When this bit is set to 1, the TX FIFO is currently empty. The bit provides immediate status only (not latched).
Bit 08 through 15	Reserved	--	Write as 0.
Bit 16 and 17	Reserved	--	Do not modify.
Bit 18 and 19	Reserved.	--	Write as 0.
Bit 20 and 21	Reserved.	--	Do not modify.
Bits 22 and 23	Reserved	--	These bits are reserved and should be written as zero (0).
Bit 24	Rogue Master 0 Enabled	Read Only	When this bit is set to 1, this board is operating as rogue master 0.
Bit 25	Rogue Master 1 Enabled	Read Only	When this bit is set to 1, this board is operating as rogue master 1.
Bit 26	Redundant Transfer Mode Enabled	Read Only	When this bit is set to 1, Redundant Transfer mode is enabled. When this bit is zero (0) the fast or non-redundant mode has been selected.
Bit 27	Local Bus Parity Enable	Read/Write	When set to 1, memory parity checking is enabled and writes to the memory are only allowed as Dwords and the offset must be a multiple of 4. Write accesses as 16-bit words or 8-bit bytes are not allowed.
Bit 28 – 31	Reserved	--	Do not modify.

Local Interrupt Status Register (LISR)

Offset 10h, Read/Write, Dword, Word, or Byte Access

Bit 07	Bit 06	Bit 05	Bit 04	Bit 03	Bit 02	Bit 01	Bit 00
Network Interrupt 4 Flag	Rogue Packet Fault	Reserved			Network Interrupt 3 Flag	Network Interrupt 2 Flag	Network Interrupt 1 Flag

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 09	Bit 08
Auto Clear Flag	Interrupt Enable	LISR Parity Error Latch	Memory Write Discarded	Sync Loss	RX FIFO Full	RX FIFO Almost Full	Bad Data

Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
Reserved							

Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
Reserved							

Local Interrupt Status Register Bit Definitions

Bit(s)	Name	Access	Description
Bit 00	Network Interrupt 1 Flag	–	When this bit is a 1, at least one type 1 network interrupt is pending in the corresponding FIFOs. This bit remains a 1 until the Interrupt 1 Sender Node ID (SID1) FIFO becomes empty.
Bit 01	Network Interrupt 2 Flag	–	When this bit is a 1, at least one type 2 network interrupt is pending in the corresponding FIFOs. This bit remains a 1 until the Interrupt 2 Sender Node ID (SID2) FIFO becomes empty.
Bit 02	Network Interrupt 3 Flag	–	When this bit is a 1, at least one type 3 network interrupt is pending in the corresponding FIFOs. This bit remains a 1 until the Interrupt 3 Sender Node ID (SID3) FIFO becomes empty.
Bit 03–05	Reserved.	–	Do not modify.
Bit 06	Rogue Packet Fault	Read/Write	When this bit is a 1, the module has detected and removed a rogue packet. This bit is latched. Once set, it must be cleared by writing a zero to this bit location.
Bit 07	Network Interrupt 4 Flag	–	When this bit is a 1, at least one type 4 network interrupt is pending in the corresponding FIFOs. This bit remains a 1 until the Interrupt 4 Sender Node ID (SID4) FIFO becomes empty.
Bit 08	Bad Data	Read/Write	When this bit is a 1, The receiver circuit has detected an invalid packet. Data may have been prematurely removed from the network. This bit is latched. Once set, it must be cleared by writing a zero to this bit location.
Bit 9	RX FIFO Almost Full	Read/Write	When this bit is a 1, The receive FIFO has been almost full. This event indicates the receiver circuit is operating at maximum capacity, which should not occur under normal operating conditions. If it does occur, the application should temporarily suspend all accesses to the module. Once set, it must be cleared by writing a zero to this bit location.
Bit 10	RX FIFO Full	Read/Write	When this bit is a 1, the receive FIFO has been full. This indicates improper operation of the Memory Xchange module. Data may have been prematurely removed from the network. This bit is latched. Once set, it must be cleared by writing a zero to this bit location.

Bit(s)	Name	Access	Description
Bit 11	Sync Loss	Read/Write	<p>When this bit is a 1, the fiber optic receiver has lost the incoming signal at least once since the last time this bit in the LISR was cleared. Data may have been prematurely removed from the network.</p> <p>Likely causes include: the configuration of this module was changed, the receive cable disconnected, or the upstream node's transmitter was disabled (e.g. powered off, configuration changed, or explicitly disabled).</p> <p>Write a 0 to clear this bit. If at this moment, an incoming signal is not available, the bit will be immediately set to 1. To prevent continuous interrupts, you may want to temporarily set bit 11 in the LIER to 0 until the sync loss condition is corrected.</p>
Bit 12	Memory Write Discarded	Read/Write	<p>When set to 1, a memory write has been discarded because alignment or length restrictions were violated while parity checking was enabled.</p> <p>The Memory Xchange module sets this bit to 1 when an invalid memory write is received from the VME bus or from the reflective memory network.</p> <p>Write a 0 to this bit to clear it.</p>
Bit 13	LISR Parity Error Latch	Read/Write	<p>When set to 1, a parity error has been detected. Write a 0 to this bit to clear it. Always clear bit 7 of the IAKR register before clearing this bit.</p>
Bit 14	Interrupt Enable	Read/Write	<p>This bit must be set high (1) in addition to any interrupt flag and its associated enable bit in the LIER before the module will generate a VME bus interrupt. If the Auto Clear enable bit in the LIER is set high (1), the Interrupt Enable bit is automatically cleared as this register (LISR) is read. This bit is read and write accessible.</p>
Bit 15	Auto Clear Flag	Read Only	<p>When this bit is high (1), the Interrupt Enable (Bit 14) is automatically cleared as this register (LISR) is read.</p>
Bit 16 through 31	Reserved	–	Do not modify.

Local Interrupts Enable Register (LIER)

Offset 14h, Read/Write, Dword, Word or Byte Access

Bit 07	Bit 06	Bit 05	Bit 04	Bit 03	Bit 02	Bit 01	Bit 00
Enable Interrupt on Network Interrupt 4 Flag	Enable Interrupt on Rogue Packet Fault	Reserved			Enable Interrupt on Network Interrupt 3 Flag	Enable Interrupt on Network Interrupt 2 Flag	Enable Interrupt on Network Interrupt 1 Flag

Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 09	Bit 08
Auto Clear Enable	Reserved	Enable Interrupt on Memory Parity Error	Enable Interrupt on Memory Write Inhibit	Enable Interrupt on Sync Loss	Enable Interrupt on RX FIFO Full	Enable Interrupt on RX FIFO Almost Full	Enable Interrupt on Bad Data

Bit 23	Bit 22	Bit 21	Bit 20	Bit 19	Bit 18	Bit 17	Bit 16
Reserved							

Bit 31	Bit 30	Bit 29	Bit 28	Bit 27	Bit 26	Bit 25	Bit 24
Reserved							

This entire register is read/write accessible. Reserved bits should always be written as 0.

Each bit in the LIER independently programs the module to generate a VME bus interrupt when the corresponding bit in the LISR is set to one. The interrupt enable bit in the LISR must also be a 1 for VME bus interrupts to be enabled.

Bit(s)	Name	Access	Description
15	Auto Clear Enable	Read/Write	When this bit is high (1), the Interrupt Enable (Bit 14) is automatically cleared as this register (LIER) is read.

Registers for Generating Network Interrupts

The NTD, NTN and NIC registers are used to generate network interrupts.

Network Target Data Register (NTD)

The Network Target Data (NTD) Register is a 32 bit register located at offset 18h. This is where you write the 32 bits of user-defined data that will be sent with the network interrupt. Writing data to this register does not initiate the actual interrupt. The NTD register is both read and write accessible.

Network Target Node Register (NTN)

The Network Target Node (NTN) Register is an 8 bit register located at offset 1Ch. This is where you write the node ID for the node you want to interrupt. If you send a global network interrupt command, the value of this register has no effect.

Writing to the NTN register does not initiate the actual network interrupt. This register is both read and write accessible. The NTN register may be written or read together with the Network Interrupt Command Register (NIC) as a single BUS_WRT_WORD function.

Network Interrupt Command Register (NIC)

Offset 1Dh, Read/Write, Dword, Word or Byte

The Network Interrupt Command (NIC) Register is an 8 bit register located at offset 1Dh. This is where you select the type of network interrupt you want to send. To determine which value to write, consult the table below. The NIC register is read and write accessible. Writing to the NIC register initiates the network interrupt.

Value	Function
00h	Reserved. Do not use.
01h	Send Network Interrupt type 1 to the node specified in the NTN register
02h	Send Network Interrupt type 2 to the node specified in the NTN register
03h	Send Network Interrupt type3 to the node specified in the NTN register
04h, 05h	Reserved. Do not use.
06h	Send a test interrupt packet around the ring. If this packet returns to the originator, the OWN DATA bit in the LCSR is set. The other nodes in the ring are not affected. If you use this command, set the NTN to the node of the originator and set the NTD to FFFFFFFh.
07h	Send Network Interrupt type 4 to the node specified in the NTN register
08h	Reserved. Do not use.
09h	Send Network Interrupt type 1 to all other nodes on the network (global)
0Ah	Send Network Interrupt type 2 to all other nodes on the network (global)
0Bh	Send Network Interrupt type3 to all other nodes on the network (global)
0Ch—0Eh	Reserved. Do not use.
0Fh	Send Network Interrupt type 4 to all other nodes on the network (global).
10h—FF	Reserved. Do not use.

Registers for Receiving Network Interrupts

The four pairs of registers, SID[4—1] and ISD[4—1], are used to retrieve network interrupts that have been received.

Interrupt Sender Data Register

Each time a node issues a network interrupt, it includes its own node ID as part of the packet. When the Memory Xchange module receives a network interrupt, it stores the sender's node ID and the 32 bits of user defined data in the FIFO (first in first out) queue associated with the Type of the network interrupt. The FIFO can store up to 127 interrupts.

Application logic may retrieve the 32 bits of user defined data corresponding to the oldest entry in the FIFO by reading the Interrupt Sender Data (ISD_x) register. Reading an ISD_x register does not remove the entry from the FIFO. Entries are only removed from the FIFO by accessing the Interrupt Sender Node ID register. Do not write to the ISD_x registers.

To determine if an entry is pending in the FIFO, examine the corresponding bit in the LISR.

Interrupt Sender Node ID Registers

Each time a node issues a network interrupt, it includes its own node ID as part of the packet. When the Memory Xchange module receives a network interrupt, it stores the sender's node ID and the 32 bits of user defined data in the FIFO associated with the Type of the network interrupt. The FIFO can store up to 127 interrupts.

Application logic may retrieve the Node ID of the oldest entry in the FIFO by reading the Interrupt Sender Node ID (SID_x) register. When this register is read, the entire entry (Node ID and user data) is removed from the FIFO. Therefore, each sender ID can only be read once. If the sender data is desired, read the corresponding Interrupt Sender Data (ISD_x) register before reading the Interrupt Sender Node ID register.

To determine if an entry is pending in the FIFO, examine the corresponding bit in the LISR.

The SID_x registers are both read and write accessible. Writing any value to an SID_x register empties the FIFO.

Interrupt 1 Sender Data (ISD1)

Offset 20h, DWORD

Used to retrieve the 32 bits of user defined data for network interrupt type 1 as described above.

Interrupt 1 Sender Node ID (SID1)

Offset 24h, BYTE

Used to read the sender's Node ID for network interrupt type 1 and remove the entry from the FIFO as described above.

Interrupt 2 Sender Data (ISD2)

Offset 28h, DWORD

Used to retrieve the 32 bits of user defined data for network interrupt type 2 as described above.

Interrupt 2 Sender ID (SID2)

Offset 2Ch, BYTE

Used to read the sender's Node ID for network interrupt type 2 and remove the entry from the FIFO as described above.

Interrupt 3 Sender Data (ISD3)

Offset 30h, DWORD

Used to retrieve the 32 bits of user defined data for network interrupt type 3 as described above.

Interrupt 3 Sender ID (SID3)

Offset 34h, BYTE

Used to read the sender's Node ID for network interrupt type 3 and remove the entry from the FIFO as described above.

Interrupt 4 Sender Data (ISD4)

Offset 38h, DWORD

Used to retrieve the 32 bits of user defined data for network interrupt type 4 as described above.

Interrupt 4 Sender ID (SID4)

Offset 3Ch, BYTE

Used to read the sender's Node ID for network interrupt type 4 and remove the entry from the FIFO as described above.

Region3: Auxiliary Control and Status Registers

Your application must not access any areas of Region 3 that are not described below. In addition, always use one of the following functions to access this memory region:

BUS_RMW_BYTE,
 BUS_RD_BYTE with a length of 1
 BUS_WRT_BYTE with a length of 1

Offset 440h

Bit	Name	Access	Default state	Description
0	Local Ready LED	Read/Write	0 = off	Writing a 1 turns the LED on. Writing a 0 turns the LED off. This LED is only present on the RMX module. This bit is set to 0 when the Filtered System Fail bit becomes 0.
1	Local Active LED	Read/Write	0 = off	Writing a 1 turns the LED on. Writing a 0 turns the LED off. This LED is only present on the RMX module. This bit is set to 0 when the Filtered System Fail bit becomes 0.
2	Remote Ready LED	Read/Write	0 = off	Writing a 1 turns the LED on. Writing a 0 turns the LED off. This LED is only present on the RMX module. This bit is set to 0 when the Filtered System Fail bit becomes 0.
3	Remote Active LED	Read/Write	0 = off	Writing a 1 turns the LED on. Writing a 0 turns the LED off. This LED is only present on the RMX module. This bit is set to 0 when the Filtered System Fail bit becomes 0.
4	Reserved	--	--	Do not modify.
5	Reserved	--	--	Do not modify.
6	Reserved	--	--	Do not modify.
7	Reserved	--	--	Do not modify.

Offset 441h

Bit	Name	Access	Default state	Description
0	Signal Detect	Read only	NA	When this bit is 1, the receiver is currently detecting light. The bit provides immediate status only (not latched).
1	Transmitter Enable	Read/Write	1 (enabled)	Writing a 1 to this bit enables the transmitter. Writing a 0 enables the transmitter.
2	Loopback Enable	Read/Write	0 (disabled)	Writing a 1 to this bit disables the transceiver and causes the transmit signal to be looped back to the receiver internally.
3	Dark-on-Dark Enable	Read/Write	0 (disabled)	Controls whether Dark-on-Dark is enabled (1), or not (0). If Dark-on-Dark is enabled, the module automatically turns off its transmitter whenever the Signal Detect bit is 0. Also, when the Signal Detect bit becomes 1, the transmitter is automatically turned on. Enabling Dark-on-Dark before Signal Detect becomes 1 the first time is not recommended.
4	Auto Transmit Disable	Read/Write	0 (no Auto disable)	When this bit is 1, the transmitter is automatically disabled when the Filtered System Fail bit becomes 0.

<i>Bit</i>	<i>Name</i>	<i>Access</i>	<i>Default state</i>	<i>Description</i>
5	CMX/RMX indicator	Read Only	NA	When this bit is 1, the module is an RMX. When this bit is 0, the module is a CMX.
6	Reserved	--	0	Do not modify.
7	Reserved	--	0	Do not modify.

Offset 442h

<i>Bit</i>	<i>Name</i>	<i>Access</i>	<i>Default state</i>	<i>Description</i>
0	Reserved	--	0	Do not modify.
1	Reserved	--	0	Do not modify.
2	Clear Memory	Read/Write	0	Write 1 to this bit to set all memory in Region 1 to zero. Once all memory has been cleared, this bit will be set to 0.
3--7	Reserved	--	0	Do not modify.

Offset 445h

<i>Name</i>	<i>Access</i>	<i>Default state</i>	<i>Description</i>
Role Switch Filter Time	Read/Write	64h (1 sec.)	Represents the filter time for the for the role switch input. The role switch must be activated for this amount of time before the Filtered Role Switch State bit will be set to 1. Each count represents 0.01 seconds. Range is 0.01 seconds to 2.54 seconds.

Offset 446h

<i>Bit</i>	<i>Name</i>	<i>Access</i>	<i>Default state</i>	<i>Description</i>
0	Filtered System Fail	Read Only	1	A 0 indicates that the CPU has failed. When set to 0, all four Redundancy Status LEDs are turned off. See also the Auto Transmit Disable bit, described on page B-11.
1	Current Role Switch State	Read Only	NA	Reflects the current state of the Role Switch input. The switch is only present in the RMX module.
2	Filtered Role Switch State	Read/Write	0	When this bit is 1, the Role Switch was held in the ON position for the Role Switch Filter time or longer. This bit is latched. Write a 1 to clear this bit. Writing 0 has no effect.
3--7	Reserved	--	--	Do not modify.

Region 4: Interrupt Acknowledge Register

Your application must not access any areas of Region 4 that are not described below.

Interrupt Acknowledge Register (IAKR)

Offset: 68h, BYTE, WORD

Proper use of this register is demonstrated in chapter 4. Always use a BUS_RMW operation to access this register.

Bit(s)	Name	Access	Description
0--4	Reserved	--	Do not modify.
5	Reserved	--	Always write as zero (0)
6	Reserved	--	Do not modify.
7	IAKR Parity Error Latch	Read/Write	When set to 1, a parity error has been detected. Write a 1 to this bit to clear it. Always clear this bit before clearing bit 13 of the LISR.
8	Master VME Interrupt Enable	Read/Write	Write a 0 to this bit to acknowledge a VME interrupt. Write a 1 to enable generation of a subsequent interrupt by the module.
9--15	Reserved	--	Do not modify.

A

Auxiliary control and status registers
(Region 3), B-11

B

Bandwidth
 network, 4-13
Basic operation, 1-4
BUS_ functions, 3-2

C

Cables, 2-7
Checking ring integrity, 4-12
Compatibility, 1-5
Configuration, 2-8
 parameters, 2-9
 storing, considerations, 3-5
Connector, 2-7

D

Data rate
 network, 4-13
Data transfer time
 Memory Xchange to CPU, 3-4

F

Features, 1-2
Fiber-optic cables, 2-7
Fiber-optic connector, 2-7
Functional compatibility, 1-5

I

Installation, 2-6
 cables, 2-7
 connectors, 2-7
Interrupt acknowledge register (Region 4),
 4-10, B-13
Interrupts
 associating with logic, 4-6
 masking, 4-6
 multiple, 4-9
 network, 4-7
 balancing network load, 4-13
 VME Bus, 4-2

L

LEDs, 2-2
Local control and status register (LCSR),
 4-10, B-3
Local interrupt status register (LISR), 4-2,
 4-10, B-5
Local interrupts enable register (LIER), 4-
 2, B-7

M

Memory clear, 4-12
Memory parity checking, 4-10
Multiple writes, 3-3

N

Network bandwidth
 optimizing, 4-13
Network interrupts, 4-7, B-8, B-9
 balancing network load, 4-13

O

On-demand memory clear, 4-12
Optical transceiver, 2-3

P

Parameters, 2-9
Parity checking, 4-10
Primary control and status registers
 (Region 2), B-2
Publications, 1-5

R

Read modify write (RMW) access, 3-2
Redundant transfer mode operation, 2-3
Region not Enabled, 3-1, 4-1, B-1
Regions, 3-1
 2, B-2
 3, B-11
 4, B-13
Registers for generating network
 interrupts, B-8
Registers for receiving network interrupts,
 B-9
Related publications, 1-5
Rogue packet detection and removal, 2-5
Role switch, 2-3

S

Specifications
performance, A-1

T

Test and set (TS) access, 3-2
Test ring, B-8
Testing ring integrity, 4-12
Transceiver, 2-3

U

User features, 2-2

V

VME_functions. See BUS_functions

W

Window not Enabled, 3-1, 4-1, B-1
Writes
multiple, 3-3